A Power-Aware Multi-Level Cache Organization Effective for Multi-Core Embedded Systems Abu Asaduzzaman Efficient Algorithm for Hardware/Software Partitioning and Scheduling on MPSoC
نویسندگان
چکیده
ID-based public key cryptography is proposed to simplify the management of the certification process and greatly reduce the public key authentication computation as well as communication cost. Certified e-mail protocol is a fair exchange of a message for a receipt between two potentially mistrusting parties over the network. A number of certified e-mail protocols have been studied in recent years. However, most of those protocols used certificated-based cryptography and the the full trusted third party employed ,may not be suitable for wireless networks that own limited resources such as power, computation and bandwidth . In this paper, we propose an improved identity-based signcryption with re-encryption scheme firstly ,then based on the scheme, we develop a novel certified e-mail protocol in Id-based setting that employs an off-line semi-trusted third party STTP for wireless networks ,finally the detailed analysis shows that the proposed approach is dynamic, lightweight and scalable.
منابع مشابه
A Power-Aware Multi-Level Cache Organization Effective for Multi-Core Embedded Systems
Recent system design trends suggest multicore architecture for all computing platforms including distributed and embedded systems running real-time applications. Multilevel caches in a multicore system pose serious challenges as cache requires huge amount of energy to be operated and cache increases unpredictability due to its dynamic behavior. Bandwidth and synchronization problems are also cr...
متن کاملCache-Aware Virtual Machine Scheduling on Multi-Core Architecture
Facing practical limits to increasing processor frequencies, manufacturers have resorted to multi-core designs in their commercial products. In multi-core implementations, cores in a physical package share the last-level caches to improve inter-core communication. To efficiently exploit this facility, operating systems must employ cache-aware schedulers. Unfortunately, virtualization software, ...
متن کاملImpact of level-2 cache sharing on the performance and power requirements of homogeneous multicore embedded systems
In order to satisfy the needs for increasing computer processing power, there are significant changes in the design process of modern computing systems. Major chip-vendors are deploying multicore or manycore processors to their product lines. Multicore architectures offer a tremendous amount of processing speed. At the same time, they bring challenges for embedded systems which suffer from limi...
متن کاملArchitecture/OS Support for Embedded Multi-core Systems
SPECIAL FOCUS ON: ARCHITECTURE/OS SUPPORT FOR EMBEDDED MULTI-CORE SYSTEMS 883 Resource Sharing Problem of Timing Variation-Aware Task Scheduling and Binding in MPSoC Haneul Chon and Taewhan Kim 895 Implementing a Thermal-Aware Scheduler in Linux Kernel on a Multi-Core Processor Liang Xia, Yongxin Zhu, Jun Yang, Jingwei Ye and Zonghua Gu 904 Design of On-Chip Crossbar Network Topology Using Chai...
متن کاملLevel-2 Shared Cache versus Level-2 Dedicated Cache for Homogeneous Multicore Embedded Systems
Multicore brings tremendous amount of processing speed. On the contrary, it offers challenges for embedded systems as embedded systems suffer from limited resources. Various cache memory hierarchies are proposed to satisfy the requirements of different systems. Traditionally, level-1 cache memory is dedicated to each core. However, level-2 cache can be shared (like Intel Xenon) or dedicated (li...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013